/7-szemeszter/FPGA/std_adder/std_adder.sim/sim_1/behav/xsim.dir/

2 directories 1 file 0 B total
List Grid
Name
Size Modified
Up
std_adder_tb_behav/
xil_defaultlib/
lockfile
0 B