Device Usage Page (usage_statistics_webtalk.html)

This HTML page displays the device usage statistics that will be sent to Xilinx.
To see the actual file transmitted to Xilinx, please click here.

software_version_and_target_device
betaFALSE build_version1733598
date_generatedWed Dec 13 11:59:30 2017 os_platformLIN64
product_versionVivado v2016.4 (64-bit) project_idab53d45e35534e21a7140b8e0ff8aca3
project_iteration6 random_id01a94d771a015f8ca5931463181880f9
registration_id174113044_1777490152_210651568_722 route_designTRUE
target_devicexc7z020 target_familyzynq
target_packageclg484 target_speed-1
tool_flowVivado

user_environment
cpu_nameIntel(R) Core(TM) i5-2500 CPU @ 3.30GHz cpu_speed2719.664 MHz
os_nameUbuntu os_releaseUbuntu 14.04.5 LTS
system_ram20.000 GB total_processors1

vivado_usage
java_command_handlers
addsources=1 autoconnecttarget=3 coreview=4 customizecore=4
editdelete=1 editpaste=2 launchprogramfpga=4 newproject=1
openhardwaremanager=3 openproject=1 recustomizecore=6 runbitgen=23
savefileproxyhandler=6 showview=11 simulationrelaunch=10 simulationrun=11
simulationrunall=2 simulationrunfortime=51 toggleviewnavigator=1
other_data
guimode=7
project_data
constraintsetcount=1 core_container=false currentimplrun=impl_1 currentsynthesisrun=synth_1
default_library=xil_defaultlib designmode=RTL export_simulation_activehdl=5 export_simulation_ies=5
export_simulation_modelsim=5 export_simulation_questa=5 export_simulation_riviera=5 export_simulation_vcs=5
export_simulation_xsim=5 implstrategy=Vivado Implementation Defaults launch_simulation_activehdl=0 launch_simulation_ies=0
launch_simulation_modelsim=0 launch_simulation_questa=0 launch_simulation_riviera=0 launch_simulation_vcs=0
launch_simulation_xsim=36 simulator_language=Mixed srcsetcount=2 synthesisstrategy=Vivado Synthesis Defaults
target_language=VHDL target_simulator=XSim totalimplruns=2 totalsynthesisruns=2

unisim_transformation
post_unisim_transformation
bufg=3 carry4=35 fdre=214 gnd=2
ibuf=1 lut1=30 lut2=64 lut3=57
lut4=93 lut5=146 lut6=700 mmcme2_adv=1
muxf7=49 muxf8=10 obuf=14 vcc=2
pre_unisim_transformation
bufg=3 carry4=35 fdre=214 gnd=2
ibuf=1 lut1=30 lut2=64 lut3=57
lut4=93 lut5=146 lut6=700 mmcme2_adv=1
muxf7=49 muxf8=10 obuf=14 vcc=2

ip_statistics
clk_wiz_v5_3_3_0/1
clkin1_period=10.0 clkin2_period=10.0 clock_mgr_type=NA component_name=clk_100to25MHz
core_container=NA enable_axi=0 feedback_source=FDBK_AUTO feedback_type=SINGLE
iptotal=1 manual_override=false num_out_clk=1 primitive=MMCM
use_dyn_phase_shift=false use_dyn_reconfig=false use_inclk_stopped=false use_inclk_switchover=false
use_locked=false use_max_i_jitter=false use_min_o_jitter=false use_phase_alignment=true
use_power_down=false use_reset=false

report_drc
command_line_options
-append=default::[not_specified] -checks=default::[not_specified] -fail_on=default::[not_specified] -force=default::[not_specified]
-format=default::[not_specified] -messages=default::[not_specified] -name=default::[not_specified] -return_string=default::[not_specified]
-ruledecks=default::[not_specified] -upgrade_cw=default::[not_specified]
results
zps7-1=1

report_methodology
command_line_options
-append=default::[not_specified] -checks=default::[not_specified] -fail_on=default::[not_specified] -force=default::[not_specified]
-format=default::[not_specified] -messages=default::[not_specified] -name=default::[not_specified] -return_string=default::[not_specified]
results
timing-17=180 timing-18=14

report_power
command_line_options
-advisory=default::[not_specified] -append=default::[not_specified] -file=[specified] -format=default::text
-hier=default::power -l=default::[not_specified] -name=default::[not_specified] -no_propagation=default::[not_specified]
-return_string=default::[not_specified] -rpx=[specified] -verbose=default::[not_specified] -vid=default::[not_specified]
-xpe=default::[not_specified]
usage
airflow=250 (LFM) ambient_temp=25.0 (C) bi-dir_toggle=12.500000 bidir_output_enable=1.000000
board_layers=8to11 (8 to 11 Layers) board_selection=medium (10"x10") clocks=0.000792 confidence_level_clock_activity=Low
confidence_level_design_state=High confidence_level_device_models=High confidence_level_internal_activity=Medium confidence_level_io_activity=High
confidence_level_overall=Low customer=TBD customer_class=TBD devstatic=0.123024
die=xc7z020clg484-1 dsp_output_toggle=12.500000 dynamic=0.139856 effective_thetaja=11.5
enable_probability=0.990000 family=zynq ff_toggle=12.500000 flow_state=routed
heatsink=none i/o=0.002639 input_toggle=12.500000 junction_temp=28.0 (C)
logic=0.010568 mgtavcc_dynamic_current=0.000000 mgtavcc_static_current=0.000000 mgtavcc_total_current=0.000000
mgtavcc_voltage=1.000000 mgtavtt_dynamic_current=0.000000 mgtavtt_static_current=0.000000 mgtavtt_total_current=0.000000
mgtavtt_voltage=1.200000 mgtvccaux_dynamic_current=0.000000 mgtvccaux_static_current=0.000000 mgtvccaux_total_current=0.000000
mgtvccaux_voltage=1.800000 mmcm=0.116009 netlist_net_matched=NA off-chip_power=0.000000
on-chip_power=0.262879 output_enable=1.000000 output_load=5.000000 output_toggle=12.500000
package=clg484 pct_clock_constrained=1.040000 pct_inputs_defined=100 platform=lin64
process=typical ram_enable=50.000000 ram_write=50.000000 read_saif=False
set/reset_probability=0.000000 signal_rate=False signals=0.009847 simulation_file=None
speedgrade=-1 static_prob=False temp_grade=commercial thetajb=7.4 (C/W)
thetasa=0.0 (C/W) toggle_rate=False user_board_temp=25.0 (C) user_effective_thetaja=11.5
user_junc_temp=28.0 (C) user_thetajb=7.4 (C/W) user_thetasa=0.0 (C/W) vccadc_dynamic_current=0.000000
vccadc_static_current=0.020000 vccadc_total_current=0.020000 vccadc_voltage=1.800000 vccaux_dynamic_current=0.064399
vccaux_io_dynamic_current=0.000000 vccaux_io_static_current=0.000000 vccaux_io_total_current=0.000000 vccaux_io_voltage=1.800000
vccaux_static_current=0.018898 vccaux_total_current=0.083297 vccaux_voltage=1.800000 vccbram_dynamic_current=0.000000
vccbram_static_current=0.000471 vccbram_total_current=0.000471 vccbram_voltage=1.000000 vccint_dynamic_current=0.021533
vccint_static_current=0.007925 vccint_total_current=0.029458 vccint_voltage=1.000000 vcco12_dynamic_current=0.000000
vcco12_static_current=0.000000 vcco12_total_current=0.000000 vcco12_voltage=1.200000 vcco135_dynamic_current=0.000000
vcco135_static_current=0.000000 vcco135_total_current=0.000000 vcco135_voltage=1.350000 vcco15_dynamic_current=0.000000
vcco15_static_current=0.000000 vcco15_total_current=0.000000 vcco15_voltage=1.500000 vcco18_dynamic_current=0.000000
vcco18_static_current=0.000000 vcco18_total_current=0.000000 vcco18_voltage=1.800000 vcco25_dynamic_current=0.000000
vcco25_static_current=0.000000 vcco25_total_current=0.000000 vcco25_voltage=2.500000 vcco33_dynamic_current=0.000729
vcco33_static_current=0.001000 vcco33_total_current=0.001729 vcco33_voltage=3.300000 vcco_ddr_dynamic_current=0.000000
vcco_ddr_static_current=0.000000 vcco_ddr_total_current=0.000000 vcco_ddr_voltage=1.500000 vcco_mio0_dynamic_current=0.000000
vcco_mio0_static_current=0.000000 vcco_mio0_total_current=0.000000 vcco_mio0_voltage=1.800000 vcco_mio1_dynamic_current=0.000000
vcco_mio1_static_current=0.000000 vcco_mio1_total_current=0.000000 vcco_mio1_voltage=1.800000 vccpaux_dynamic_current=0.000000
vccpaux_static_current=0.010330 vccpaux_total_current=0.010330 vccpaux_voltage=1.800000 vccpint_dynamic_current=0.000000
vccpint_static_current=0.017317 vccpint_total_current=0.017317 vccpint_voltage=1.000000 vccpll_dynamic_current=0.000000
vccpll_static_current=0.003000 vccpll_total_current=0.003000 vccpll_voltage=1.800000 version=2016.4

report_utilization
clocking
bufgctrl_available=32 bufgctrl_fixed=0 bufgctrl_used=3 bufgctrl_util_percentage=9.38
bufhce_available=72 bufhce_fixed=0 bufhce_used=0 bufhce_util_percentage=0.00
bufio_available=16 bufio_fixed=0 bufio_used=0 bufio_util_percentage=0.00
bufmrce_available=8 bufmrce_fixed=0 bufmrce_used=0 bufmrce_util_percentage=0.00
bufr_available=16 bufr_fixed=0 bufr_used=0 bufr_util_percentage=0.00
mmcme2_adv_available=4 mmcme2_adv_fixed=0 mmcme2_adv_used=1 mmcme2_adv_util_percentage=25.00
plle2_adv_available=4 plle2_adv_fixed=0 plle2_adv_used=0 plle2_adv_util_percentage=0.00
dsp
dsps_available=220 dsps_fixed=0 dsps_used=0 dsps_util_percentage=0.00
io_standard
blvds_25=0 diff_hstl_i=0 diff_hstl_i_18=0 diff_hstl_ii=0
diff_hstl_ii_18=0 diff_hsul_12=0 diff_mobile_ddr=0 diff_sstl135=0
diff_sstl135_r=0 diff_sstl15=0 diff_sstl15_r=0 diff_sstl18_i=0
diff_sstl18_ii=0 hstl_i=0 hstl_i_18=0 hstl_ii=0
hstl_ii_18=0 hsul_12=0 lvcmos12=0 lvcmos15=0
lvcmos18=0 lvcmos25=0 lvcmos33=1 lvds_25=0
lvttl=0 mini_lvds_25=0 mobile_ddr=0 pci33_3=0
ppds_25=0 rsds_25=0 sstl135=0 sstl135_r=0
sstl15=0 sstl15_r=0 sstl18_i=0 sstl18_ii=0
tmds_33=0
memory
block_ram_tile_available=140 block_ram_tile_fixed=0 block_ram_tile_used=0 block_ram_tile_util_percentage=0.00
ramb18_available=280 ramb18_fixed=0 ramb18_used=0 ramb18_util_percentage=0.00
ramb36_fifo_available=140 ramb36_fifo_fixed=0 ramb36_fifo_used=0 ramb36_fifo_util_percentage=0.00
primitives
bufg_functional_category=Clock bufg_used=3 carry4_functional_category=CarryLogic carry4_used=35
fdre_functional_category=Flop & Latch fdre_used=215 ibuf_functional_category=IO ibuf_used=1
lut1_functional_category=LUT lut1_used=27 lut2_functional_category=LUT lut2_used=64
lut3_functional_category=LUT lut3_used=57 lut4_functional_category=LUT lut4_used=93
lut5_functional_category=LUT lut5_used=146 lut6_functional_category=LUT lut6_used=700
mmcme2_adv_functional_category=Clock mmcme2_adv_used=1 muxf7_functional_category=MuxFx muxf7_used=49
muxf8_functional_category=MuxFx muxf8_used=10 obuf_functional_category=IO obuf_used=14
slice_logic
f7_muxes_available=26600 f7_muxes_fixed=0 f7_muxes_used=49 f7_muxes_util_percentage=0.18
f8_muxes_available=13300 f8_muxes_fixed=0 f8_muxes_used=10 f8_muxes_util_percentage=0.08
lut_as_logic_available=53200 lut_as_logic_fixed=0 lut_as_logic_used=990 lut_as_logic_util_percentage=1.86
lut_as_memory_available=17400 lut_as_memory_fixed=0 lut_as_memory_used=0 lut_as_memory_util_percentage=0.00
register_as_flip_flop_available=106400 register_as_flip_flop_fixed=0 register_as_flip_flop_used=215 register_as_flip_flop_util_percentage=0.20
register_as_latch_available=106400 register_as_latch_fixed=0 register_as_latch_used=0 register_as_latch_util_percentage=0.00
slice_luts_available=53200 slice_luts_fixed=0 slice_luts_used=990 slice_luts_util_percentage=1.86
slice_registers_available=106400 slice_registers_fixed=0 slice_registers_used=215 slice_registers_util_percentage=0.20
fully_used_lut_ff_pairs_fixed=0.20 fully_used_lut_ff_pairs_used=8 lut_as_distributed_ram_fixed=0 lut_as_distributed_ram_used=0
lut_as_logic_available=53200 lut_as_logic_fixed=0 lut_as_logic_used=990 lut_as_logic_util_percentage=1.86
lut_as_memory_available=17400 lut_as_memory_fixed=0 lut_as_memory_used=0 lut_as_memory_util_percentage=0.00
lut_as_shift_register_fixed=0 lut_as_shift_register_used=0 lut_ff_pairs_with_one_unused_flip_flop_fixed=0 lut_ff_pairs_with_one_unused_flip_flop_used=195
lut_ff_pairs_with_one_unused_lut_output_fixed=195 lut_ff_pairs_with_one_unused_lut_output_used=191 lut_flip_flop_pairs_available=53200 lut_flip_flop_pairs_fixed=0
lut_flip_flop_pairs_used=203 lut_flip_flop_pairs_util_percentage=0.38 slice_available=13300 slice_fixed=0
slice_used=278 slice_util_percentage=2.09 slicel_fixed=0 slicel_used=208
slicem_fixed=0 slicem_used=70 unique_control_sets_used=10 using_o5_and_o6_fixed=10
using_o5_and_o6_used=97 using_o5_output_only_fixed=97 using_o5_output_only_used=0 using_o6_output_only_fixed=0
using_o6_output_only_used=893
specific_feature
bscane2_available=4 bscane2_fixed=0 bscane2_used=0 bscane2_util_percentage=0.00
capturee2_available=1 capturee2_fixed=0 capturee2_used=0 capturee2_util_percentage=0.00
dna_port_available=1 dna_port_fixed=0 dna_port_used=0 dna_port_util_percentage=0.00
efuse_usr_available=1 efuse_usr_fixed=0 efuse_usr_used=0 efuse_usr_util_percentage=0.00
frame_ecce2_available=1 frame_ecce2_fixed=0 frame_ecce2_used=0 frame_ecce2_util_percentage=0.00
icape2_available=2 icape2_fixed=0 icape2_used=0 icape2_util_percentage=0.00
startupe2_available=1 startupe2_fixed=0 startupe2_used=0 startupe2_util_percentage=0.00
xadc_available=1 xadc_fixed=0 xadc_used=0 xadc_util_percentage=0.00

router
usage
actual_expansions=1114674 bogomips=6599 bram18=0 bram36=0
bufg=0 bufr=0 congestion_level=0 ctrls=10
dsp=0 effort=2 estimated_expansions=934422 ff=215
global_clocks=3 high_fanout_nets=0 iob=15 lut=1051
movable_instances=1419 nets=1487 pins=8765 pll=0
router_runtime=0.000000 router_timing_driven=1 threads=4 timing_constraints_exist=1

synthesis
command_line_options
-assert=default::[not_specified] -bufg=default::12 -cascade_dsp=default::auto -constrset=default::[not_specified]
-control_set_opt_threshold=default::auto -directive=default::default -fanout_limit=default::10000 -flatten_hierarchy=default::rebuilt
-fsm_extraction=default::auto -gated_clock_conversion=default::off -generic=default::[not_specified] -include_dirs=default::[not_specified]
-keep_equivalent_registers=default::[not_specified] -max_bram=default::-1 -max_bram_cascade_height=default::-1 -max_dsp=default::-1
-max_uram=default::-1 -max_uram_cascade_height=default::-1 -mode=default::default -name=default::[not_specified]
-no_lc=default::[not_specified] -no_srlextract=default::[not_specified] -no_timing_driven=default::[not_specified] -part=xc7z020clg484-1
-resource_sharing=default::auto -retiming=default::[not_specified] -rtl=default::[not_specified] -rtl_skip_constraints=default::[not_specified]
-rtl_skip_ip=default::[not_specified] -seu_protect=default::none -shreg_min_size=default::3 -top=blockout
-verilog_define=default::[not_specified]
usage
elapsed=00:00:50s hls_ip=0 memory_gain=582.051MB memory_peak=1586.449MB

xsim
command_line_options
-sim_mode=behavioral -sim_type=default::